1. DF Williams, JP Corson, J Sharma, H Krishnaswamy, W Tai, Z George et al., "Calibration-kit design for millimeter-wave silicon integrated circuits,"
IEEE Transactions on Microwave Theory and Techniques, vol. 61, no. 7, pp. 2685–2694, 2013.
2. RF Kaiser and DF Williams, "Sources of error in coplanar-waveguide TRL calibrations," In:
Proceedings of the 54th ARFTG Conference Digest; Atlanta, GA. 1999, pp 1–6.
3. JC Tippet and RA Speciale, "A rigorous technique for measuring the scattering matrix of a multiport device with a 2-port network analyzer,"
IEEE Transactions on Microwave Theory and Techniques, vol. 30, no. 5, pp. 661–666, 1982.
4. H Dropkin, "Comments on “A rigorous techique for measuring the scattering matrix of a multiport device with a two-port network analyzer,"
IEEE Transactions on Microwave Theory and Techniques, vol. 31, no. 1, pp. 79–81, 1983.
5. RB Marks and DF Williams, "Characteristic impedance determination using propagation constant measurement,"
IEEE Microwave and Guided Wave Letters, vol. 1, no. 6, pp. 141–143, 1991.
6. DF Williams and RB Marks, "Transmission line capacitance measurement,"
IEEE Microwave and Guided Wave Letters, vol. 1, no. 9, pp. 243–245, 1991.
7. DF Williams, U Arz, and H Grabinski, "Accurate characteristic impedance measurement on silicon," In:
Proceedings of 1998 IEEE MTT-S International Microwave Symposium Digest (Cat. No. 98CH36192); Baltimore, MD. 1998, pp 1917–1920.
8. DF Williams, U Arz, and H Grabinski, "Characteristic-impedance measurement error on lossy substrates,"
IEEE Microwave and Wireless Components Letters, vol. 11, no. 7, pp. 299–301, 2001.
9. L Galatro and M Spirito, "Millimeter-wave on-wafer TRL calibration employing 3-D EM simulation-based characteristic impedance extraction,"
IEEE Transactions on Microwave Theory and Techniques, vol. 65, no. 4, pp. 1315–1323, 2017.
10. DF Williams and RB Marks, "Calibrating on-wafer probes to the probe tips," In:
Proceedings of the 40th ARFTG Conference Digest; Orlando, FL. 1992, pp 136–143.
11. U Stumper, "Uncertainty of VNA
S-parameter measurement due to nonideal TRL calibration items,"
IEEE Transactions on Instrumentation and Measurement, vol. 54, no. 2, pp. 676–679, 2005.
13. IPC, Test Coupon Addendum to IPC-6012C Qualification and Performance Specification for Rigid Printed Boards (IPC-6012C-TC). Bannockburn, IL: IPC, 2013.
14. B Olney, "Effects of surface roughness on high-speed PCBs," The PCB Design Magazine, vol. 4, no. 2, pp. 22–27, 2015.
16. MJ Gay and R Pangier, "Making sense of laminate dielectric properties," Printed Circuit Design & Fab, vol. 26, no. 1, pp. 20–27, 2009.
17. Y Eo and WR Eisenstadt, "High-speed VLSI interconnect modeling based on
S-parameter measurements,"
IEEE Transactions on Components, Hybrids, and Manufacturing Technology, vol. 16, no. 5, pp. 555–562, 1993.